An extremely sensitive dependence of the electronic properties of SnO x film on sputtering deposition power is discovered experimentally. The carrier transport sharply switches from n-type to p-type when the sputtering power increases by less than 2%. The best n-type carrier transport behavior is observed in thin-film transistors (TFTs) produced at a sputtering power just below a critical value (120 W). In contrast, at just above the critical sputtering power, the p-type behavior is found to be the best with the TFTs showing the highest on/off ratio of 1.79 × 10 4 and the best subthreshold swing among all the sputtering powers that we have tested. A further increase in the sputtering power by only a few percent results in a drastic drop in on/off ratio by more than one order of magnitude. Scanning electron micrographs, x-ray diffraction spectra, x-ray photoelectron spectroscopy, as well as TFT output and transfer characteristics are analyzed. Our studies suggest that the sputtering power critically affects the stoichiometry of the SnO x film.
Transparent oxide-semiconductor thin-film transistors (TFTs) have already been commercialized to replace amorphous silicon (a-Si) for backplane drivers in flat-panel displays. There is also huge potential in other integrated circuits and high-frequency applications on glass or flexible substrates due to their low-deposition temperature, high field-effect mobility, and transparency in the visible wavelength range [1] [2] [3] . Most oxide semiconductors are n-type, such as amorphous indium gallium zinc oxide (a-IGZO) 4 and ZnO 5 . Only a very limited number of oxide semiconductors exhibit p-type conduction. P-channel TFTs are necessary in order to fabricate transparent CMOS circuits. Recently, some metal oxides have proven to be promising p-type oxide semiconductors such as Cu 2 O 6 and SnO 7, 8 . SnO exhibits excellent p-type conductivity due to the effective overlap of Sn 5s orbitals at the valance band maximum 7 . So far, CMOS inverters using n-type semiconductors (such as SnO 2 , ZnO) and p-type SnO TFTs have been fabricated 9, 10 . CMOS-like inverters based on bipolar SnO TFTs have also been demonstrated [11] [12] [13] . In general, however, p-type metal-oxide semiconductors are much less studied than their n-type counterparts. The reported TFT performance, particularly the on/off ratio, I on /I off , is yet to be satisfactory for most practical applications.
To date, different deposited methods were adopted to fabricate SnO films. The first device-quality SnO film was deposited using pulsed laser deposition (PLD) with a single-phase SnO ceramic target 7 , and the first SnO-based ambipolar oxide TFT was also fabricated through PLD 11 . However, it is not easy to deposit large-area thin films using PLD in commercial manufacturing. Electron-beam evaporation was also used for SnO films with a high-purity SnO 2 ceramic source, based on the reaction 2SnO 2 ⇋SnO + O 2 8,12,14-17 . However, the as-deposited SnO film required high-temperature post-annealing at more than 300 °C in Ar ambient or 600 °C in vacuum 17 . Electron-beam evaporation is also not ideal for commercial large-area film deposition. Sputtering, on the other hand, is a very well established thin-film deposition technique in industry. SnO TFTs fabricated with DC magnetron sputtering 18, 19 exhibited a mobility, μ, more than 6 cm 2 V −1 s −1 and an on/off ratio more than 10 4 . Radio-frequency (RF) magnetron sputtering was also used to deposit SnO recently. Polycrystalline SnO ceramic plate 10 , Sn metallic target 13, 20, 21 , Sn/SnO 2 mixed target 22 , and even ceramic SnO 2 target 23 have been used as the source of RF magnetron sputtering. Post-annealing was still required but the temperature was generally not higher than 300 °C 10, 19 . SnO is thermodynamically unstable at temperatures higher than 270 °C because of the escalated disproportionation reaction (4SnO → Sn 3 O 4 + Sn → 2SnO 2 + 2Sn) [22] [23] [24] . In addition, a low process temperature is necessary for flexible electronics. To the best of our knowledge, the only reported flexible SnO TFT was fabricated through DC magnetron sputtering 19 . Effects of different oxygen partial pressures during sputtering and post-annealing in different gas/vacuum environments have also been studied 19, 21, 25, 26 . To date, hole mobilities above 10 cm 2 V −1 s −1 have been achieved in SnO 27 , fairly comparable to the typical carrier mobilities of n-type metal oxide semiconductors such as ZnO and IGZO. However, the on/off ratios of most of SnO TFTs reported to date 7, 13, 19, 28 , are only around 10 3 , many orders of magnitude lower than their n-type counterparts where an on/off ratio higher than 10 9 has been demonstrated 29 . By using a double-gated structure, the on/off ratio of SnO TFT was recently improved 18 to 10 5 . The TFT off state current determines the minimum device power consumption and is important to transparent oxide integrated circuits for future applications. So far, very limited studies have focused on the possible causes of low on/off ratios of SnO TFTs. Ogo et al. suggested that it could be due to trap states deeper than 0.2 eV above the valence band edge, because the Fermi level could not be raised further at large positive gate voltages 28 . In crystalline SnO, the defects are mainly composed of tin vacancies, oxygen vacancies, tin interstitials (Sn i ) 30 . Tin vacancies contribute to acceptor-like shallow defect states which produce p-type conductivity of SnO. The oxygen vacancies may cause shallow defect states near the valence band maximum and conduction band minimum. First-principle calculations suggested that oxygen vacancy concentration in SnO should be orders of magnitude smaller than that of tin vacancies, making them unlikely to quench the p-type conductivity 30 . Experiments have indicated that a large trap density in the mid-gap region can significantly affect the TFT on/off ratio because of the small indirect bandgap of SnO 28 . Such mid-gap trap states may be attributed to Sn i present in the film 30 . Interestingly, a study indicated that the presence of Sn i could enhance the mobility 19 , because they may modify the valence band and contribute more to the delocalized Sn 5s and Sn 5p orbitals as compared to the localized O 2p orbitals 31 . In this study, SnO x films are deposited by radio-frequency magneton sputtering at a range of powers and the fabricated TFTs are annealed at different temperatures. We show that a slight decrease or increase in sputtering power by a few percent can result in an abrupt transition from p-type conduction to n-type conduction as well as a drastic change in the on/off ratio. The study suggests that the main cause of a high off-current (I off ) in p-type SnO TFTs is the presence of Sn i in the film. Enhancements of both the hole mobility and I off caused by Sn i are observed in our experiment.
Results and Discussion
Dependence of the electronic properties of SnO x TFTs on sputtering power. SnO x films were sputtered using a metallic Sn target in Ar/O 2 gas at different sputtering powers from 100 to 150 W corresponding to power densities from 2.63 to 3.29 W/cm 15, 21 . Gaussian-dominated fitting (with Lorentz ratio < 20%) was applied to deconvolute the contributions of Sn 4+ , Sn 2+ , and Sn 0 . Previous work found that the carrier transport switched from p-type to n-type as the result of transformation from SnO to SnO 2 like structures and finally to SnO 2 10 . The optimal n-type performance was obtained after annealing at 250 °C with I on /I off = 1.89 × 10 4 and μ = 0.02 cm 2 V −1 s −1 . The low mobility of the n-type sample sputtered at 120 W may be because the predominant composition of SnO 2 was amorphous indicated by the lack of crystalline SnO 2 in the XRD patterns in Fig. 3(a) . Furthermore, the SnO component existed in the film, as shown in the XRD patterns in Fig. 3 (a) and XPS spectra in Fig. 2(a-d) . SnO elements may act as electron traps and hence reduce the electron mobility of SnO 2 . The dramatic increase in I D after annealing at 275 and 300 °C by orders of magnitude is likely a result of the disproportionation reaction [22] [23] [24] . The resulting metallic Sn makes the film more conductive and more difficult to be tuned by the gate voltage. Films deposited at different sputtering powers below 120 W all exhibited n-type behavior but with lower on/off ratios as shown in Fig. 1(c) .
In contrast, p-type behavior originated in SnO was always obtained when the sputtering power was at or above 122 W. . Such an on/off ratio is among the highest values reported to date in SnO TFTs with a single gate 18 . The output characteristic is shown in Fig. 1(e) . Further annealing at 275 and 300 °C led to performance degradation as shown in Fig. 1(d) because of the disproportionation reaction [22] [23] [24] . Figure 1 (f) to 1(i) show the transfer and output curves of the SnO x TFTs sputtered at 130 and 150 W. Similar dependences on the annealing temperature was observed but with much lower on/off ratios as shown in Fig. 1(c) .
Detailed performance parameters (subthreshold voltage swing S, μ, I on /I off , I on , I off , and subgap trap density of states D sg ) of the TFTs fabricated at different sputtering powers after annealing at 250 °C are summarized in Fig. 1(j) and Supplementary Table S1. It is observed that in comparison to I on , I off shows a much more sensitive dependence on the sputtering power. Furthermore, S value decreases as the sputtering power decreases, indicating a decrease of D sg in the channel layer and the interface as S = ln10(k B T/q)(1 + qD sg /C G ) 29 . Here, q is the electron charge, k B is the Boltzmann constant, T is the temperature, and C G is the gate capacitance. The obtained value of D sg for the p-type SnO TFTs was in the order of 10 14 cm
, making it difficult to raise the Fermi level under positive gate biases, resulting in a high I off
28
. Furthermore, I off and D sg are positively correlated as shown in Fig. 1(j) , which is consistent with the findings by Ogo et al. 28 . The decreases of I off , μ, and S at lower sputtering powers (122, 125, 130, and 140 W) can be attributed to the change in the Sn i concentration 28, [30] [31] [32] . First, the Sn:O ratio decreases as the sputtering power decreases 33 . Sn-rich SnO films are likely to form at high sputtering powers because the sputtered Sn atoms from the target can travel at high speeds and may not be sufficiently oxidized when reaching the substrate. On the other hand, O-rich SnO films are likely formed at low sputtering powers. According to first-principle calculations the formation energy of Sn i is lower in Sn-rich films than in O-rich films 30 . As a result, Sn i forms more easily in Sn-rich films produced at high sputtering powers than in O-rich films at low sputtering powers. Furthermore, Sn i is expected induce a huge density of states in the bandgap 30 , leading to a high I off 28 . As such, both S and I off were found to decrease with the diminution of sputtering power. Moreover, Sn i can improve the hole mobility by enhancement of delocalized Sn 5s and 5p orbitals in the valence band maximum 31 , and hence μ was found to decrease as the sputtering power decreased. The dependence of Sn i density in the film on the sputtering power and the slight anomaly at a sputtering power of 150 W will be discussed further with XRD and SEM analysis.
Supplementary Table S1 shows the key parameters, I on , I off , I on /I off , S, μ, and D sg , of p-type TFTs with SnO sputtered at different powers after annealing at 225 and 250 °C in air. Films annealed at both temperatures showed very similar dependence on the sputtering power. At the higher annealing temperature, the tin-to-oxygen ratio in the film is expected to be lower due to further oxidation of SnO and excess metallic Sn 21 in the film. It is therefore reasonable that films annealed at 225 °C contained more Sn i than those annealed at 250 °C, and this is confirmed by XPS analysis as shown in Fig. 2(f,g) . The topmost ultrathin layer of the SnO x film (~1 nm) should be the native oxidized SnO 2 layer 15 , and the photoelectron inelastic mean free path under the Al-K α X-ray source (1486.6 eV) is ~2 nm. Hence, Sn 4+ component has been overestimated in the XPS results, but the increased ratio of Sn
can confirm an increase of the SnO 2 component and a decrease of the SnO component with the increasing annealing temperature, as shown in Fig. 2 (e-h) . Thereby, the atomic tin-to-oxygen ratio (Sn/O) decreases as the annealing temperature increases, and this agrees very well with that reported by Cho et al. 21 . As a result, the SnO x film gradually transformed from Sn-rich to O-rich when the film was annealed in the air with increasing temperatures. According to the first-principle calculations, the formation energy of Sn i in Sn-rich films is much lower than that in O-rich films 30 . Thus, the amount of Sn i in the 250 °C sample should be less than that in the 225 °C sample. This is further supported by the formation of Sn clusters, which should partly originate from Sn i , in the 250 °C sample as shown in the SEM results (Fig. 4) . Sn i defects are expected to enhance the hole mobility, because they modify the valence band maximum by improving the ratio of delocalized Sn 5s and 5p orbital contributions to localized O 2p orbital contribution 19, 31 . Thereby, the hole mobility decreased as the annealing temperature increased from 225 to 250 °C. In addition, as the annealing temperature increases, the increased amount of n-type SnO 2 can act as hole traps and thus also decreases the hole mobility. The increase of on/off ratio is attributed to the decrease amount of Sn i , when the p-type samples were annealed from 225 to 250 °C. Sn i defects are expected to induce a huge density of states in the bandgap 30 , which makes it difficult to raise the Fermi level under positive gate bias 28 . Thus, lower Sn i concentrations in the p-type samples annealed at 250 °C than those in the samples annealed at 225 °C leads to lower off currents and consequently higher on/off ratios, as shown in Fig. 1(d,f,h ) and Supplementary Table S1 .
Dependence of the microstructures of SnO x films on sputtering power. One-μ m-thick SnO x films sputtered at various sputtering powers were prepared for XRD analysis. Figure 3(a) shows the XRD patterns of as-deposited and annealed SnO x films sputtered at 120 W. The as-deposited film is obviously amorphous. A single peak, attributed to Sn 3 O 4 32,34 , was observed after annealing at 175 °C. The Sn 3 O 4 may be intermediate oxidation state when SnO was oxidized to SnO 2 although pronounced disproportionation reaction was mostly observed at higher temperatures [22] [23] [24] . Clear SnO peaks were observed after annealing at 200~300 °C, but SnO 2 rather than SnO should be the dominant phase in the film because separate TFTs sputtered and annealed under the same conditions all showed n-type conduction. SnO 2 is amorphous at this temperature and cannot be detected by XRD 35, 36 , but can be confirmed by XPS as shown in Fig. 2 . The Sn 3 O 4 peak disappeared after annealing at 225 °C, indicating the completion of the disproportionation reaction and oxidation from Sn 3 O 4 to SnO 2 . Figure 3(b) shows the the XRD patterns of the as-deposited and annealed SnO x films sputtered at 122 W. SnO peaks were detected in films annealed at 200~300 °C, and a Sn 3 O 4 peak was observed after annealing at 275 °C. In films sputtered at higher sputtering powers (Fig. 3(c,d) ), both Sn and SnO peaks were observed in XRD spectra. These results agree well with previous XPS analysis, i.e., the percentage of metallic Sn in the film increases as sputtering power increases 33 . It is worth noting that the crystallization of films sputtered at 150 W was detected at a lower annealing temperature of 175 °C, indicating that crystallization occurred more easily in the film sputtered at higher powers. This was most likely due to higher kinetic energy of sputtered atoms and hence stronger ability of self-organizing during the film formation. Similar dependence of crystallinity on sputtering power was also observed in ref. 33 . A small Sn 3 O 4 peak was detected in as-deposited films sputtered at 130 W, and a much stronger Sn 3 O 4 peak was observed when the sputtering power reached 150 W. This is likely due to sputtered atoms having higher kinetic energies, making it easier to reach the intermediate oxidation stage 32, 37 . Previous work showed that Sn 3 O 4 could behave as an n-type semiconductor with dominant electron transport mechanism described by variable range hopping 38 . Further work is needed to study the influence of the Sn 3 O 4 phase to SnO TFTs. Figure 3 also indicate a stronger presence of pure Sn phase at higher sputtering powers, particularly 130 and 150 W. Sn atoms are expected to be sputtered at higher rates (as shown in Supplementary Fig. S4 ) and hence less likely to be thoroughly oxidized before reaching the substrate, resulting in excess Sn. Overall, the XRD spectra indicated that the composition of the film was not pure but with coexistence of Sn, SnO, Sn 3 O 4 and SnO 2 . However, the electrical properties in Fig. 1 indicate that SnO 2 is the dominant phase in the films sputtered at 100, 110, and 120 W, and SnO is the dominant phase at 122, 130, 140, and 150 W.
Dependence of the surface morphologies of SnO x films on sputtering power. Figure 4(a) shows the scanning electron micrograph of as-deposited and annealed SnO x films (27 nm thick for TFTs) sputtered at 120 W. The as-deposited film was quite smooth. Tiny bright spots were observed in the film after annealing at 175 °C, which we speculate to be metallic Sn clusters. Given that the as-deposited film sputtered at 120 W was very conductive, there might be some metallic Sn in the film which could not be detected by XRD. Such tiny bright spots gradually disappeared after further annealing, which might be due to the oxidation process of metallic Sn to amorphous SnO 2 . Figure 4(b-d) show the surface morphologies of as-deposited and annealed p-type SnO films sputtered at 122 W, 130 W, and 150 W, respectively. The as-deposited films were all quite smooth. Obvious change of the surface morphology occurred after annealing at 250 °C, 200 °C, and 200 °C for films sputtered at 122 W, 130 W, and 150 W, respectively. The change of the surface morphology could be related to the crystallization of SnO and the formation of Sn clusters at the grain boundaries or dislocations. Furthermore, some cracks were observed in annealed film sputtered at 150 W (Fig. 4(d) ) which could be related to grain boundaries 25 . The optimal n-type or p-type TFT performance was obtained after annealing at 250 °C ( Fig. 1 and the red box in Fig. 4) , where the suspected Sn clusters became larger as sputtering power increased. This is consistent with the presence of more Sn as shown in the XRD spectra in Fig. 2 . It can also be observed that such Sn clusters were mostly distributed along the cracks (Fig. 4(d) ). In general, excess Sn may exist in the SnO x film in the forms of Sn i in the SnO lattice and Sn clusters, which may and may not be at the grain boundaries, dislocations, etc 19 . Sn clusters are not continuous and should not significantly affect the TFT properties. Sn i can affect the off current by forming the mid-gap states as discussed above.
Our experiments showed that TFTs fabricated at a sputtering power of 150 W showed a slightly higher on/ off ratio than those TFTs fabricated at 140 W. Sn clusters are expected to form more easily at structural defects, such as the cracks shown in SEM images in Fig. 4(d) . As a result, less Sn interstitials are expected to remain after annealing induced clustering, leading to fewer mid-gaps states and a lower off current. Fewer Sn interstitials would contribute less to the Sn 5s and Sn 5p orbitals compared to the localized O 2p orbitals 31 , resulting in a slightly reduced mobility as shown in Fig. 1(j) and Supplementary Table S1 .
Conclusion
We have fabricated n-and p-type SnO x TFTs by precisely controlling the sputtering power. Our experiments revealed that even a tiny increase of the sputtering power above the critical value could sharply switch the film conduction from n-to p-type. The highest on/off ratio of our p-type SnO TFT was 1.79 × 10 4 , which is among the best values reported to date in single-gated TFTs. Our XRD/XPS/SEM analysis suggested that the high on/off ratio could be related to the formation of Sn clusters and the resulting reduction of Sn interstitials and the related mid-gap states, which occurred most strongly at an annealing temperature of 250 °C. The revealed extremely sensitive dependence of SnO film properties on sputtering conditions may provide useful clues to future work in order to further reduce the off current of P-type SnO TFTs which remains a key bottleneck issue in achieving satisfactory oxide-semiconductor CMOS circuits for practical applications.
Methods
Film growth and characterization. SnO x layers were deposited by radio frequency magnetron sputtering using a metallic Sn target. The target is 3 inches in diameter with an area of 45.60 cm 2 . The substrate temperature was 100 °C. The working pressure during sputtering process was ~4.8 mTorr with a fixed Ar/O 2 mixture atmosphere at a ratio of 23/3. The thickness of SnO x films for TFTs and SEM imaging was 27 nm, and the thickness of SnO x films for XRD was 1 μ m. The sputtering powers were set at 100, 110, 120, 122, 125, 130, 140, and 150 W. The microstructure of the SnO x films was characterized by X-ray diffraction (XRD, D8 Advance). XPS (ESCALAB 250) measurements with an Al-K α X-ray source were carried out to determine the chemical components of the film.
Device fabrication and characterization. A heavily doped p-type silicon wafer was used both as substrate and gate electrode. 300-nm thermally grown SiO 2 was employed as the gate dielectric. Bottom gate TFT structures were fabricated using shadow mask. The source and drain electrodes were 50 nm-thick Pd deposited by an electron-beam evaporator. The active channel length and channel width were fixed at 60 and 2000 μ m, respectively. Nine devices were fabricated at each of sputtering powers. The devices were annealed in air at 150, 175, 200, 225, 250, 275, and 300 °C step by step, and the annealing time was 1 hour at each temperature. The surface morphology of channel layer was analyzed using a scanning-electron microscope (FEI Nova NanoSEM 450). Device characteristics of the TFTs were measured using a source/measure unit (Agilent B2902A) in dark.
